


HC240 OCTAL BUS BUFFER WITH INVERTED 3-STATE OUTPUTS
HC241/244 OCTAL BUS BUFFER WITH NON INVERTED 3-STATE OUTPUTS

PRELIMINARY DATA

- **HIGH SPEED**
 $t_{PD} = 12 \text{ ns (TYP.) at } V_{CC} = 5\text{V}$
- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu\text{A (MAX.) at } T_A = 25^\circ\text{C}$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- **OUTPUT DRIVE CAPABILITY**
 15 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = I_{OL} = 6 \text{ mA (MIN.)}$
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 $V_{CC} \text{ (OPR)} = 2\text{V to } 6\text{V}$
- **PIN AND FUNCTION COMPATIBLE**
 WITH 54/74LS240/244


DESCRIPTION

The M54/74HC240, M54/74HC241 and M54HC244 are high speed CMOS OCTAL BUS BUFFER's fabricated in silicon gate CMOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. The designer has a choice of selected combinations of inverting and non-inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. Each control input governs four BUS BUFFERs.

These devices are designed to be used with 3-state memory address drivers, etc. All inputs are equipped with protection circuits against static discharge

and transient excess voltage.

TRUTH TABLE


INPUTS			OUTPUTS	
\bar{G}	G^{Δ}	A_n	Y_n	$\bar{Y}_n^{\Delta\Delta}$
L	H	L	L	H
L	H	H	H	H
H	L	X	Z	Z

X: DON'T CARE


Z: HIGH IMPEDANCE

 Δ : APPLIED only for M54/74HC241

 $\Delta\Delta$: APPLIED only for M54/74HC240

PIN CONNECTION (top view)


CHIP CARRIER



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 35	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 70	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to 150	°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≅ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	2 to 6	V	
V _I	Input Voltage	0 to V _{CC}	V	
V _O	Output Voltage	0 to V _{CC}	V	
T _A	Operating Temperature	74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 4.5 V 6 V	0 to 1000 0 to 500 0 to 400	ns

CIRCUIT SCHEMATIC (1/8 PACKAGE)



DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.			
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V		
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V		
V _{OH}	High Level Output Voltage	2.0 4.5 6.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V	
			V _{IH} or V _{IL}	-20 μA	4.4	4.5	—	4.4	—	4.4	—		
				-4.0 mA -5.2 mA	4.18 5.68	4.31 5.8	—	4.13 5.63	—	4.10 5.60	—		
V _{OL}	Low Level Output Voltage	2.0 4.5 6.0	V _{IH} or V _{IL}	20 μA	—	0.0	0.1	—	0.1	—	0.1	V	
				4.0 mA 5.2 mA	—	0.0	0.1	—	0.1	—	0.1		—
					—	0.17	0.26	—	0.33	—	0.40		—
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1.0	—	±1.0	μA		
I _{OZ}	3-state Output Off-State Current	6.0	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND	—	—	±0.5	—	±5.0	—	±10	μA		
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND I _O = 0	—	—	4	—	40	—	80	μA		

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	2.0 4.5 6.0		— — —	25 7 6	60 12 10	— — —	75 15 13		90 18 15	ns
t _{PLH} t _{PHL}	Propagation Delay Time	2.0 4.5 6.0		— — —	52 13 11	110 22 19	— — —	140 28 24		165 33 28	ns
t _{PLH} t _{PHL}	Propagation Delay Time**	2.0 4.5 6.0		— — —	48 12 10	100 20 17	— — —	125 25 21		150 30 26	ns
t _{PZL} t _{PHL}	Output Enable Time	2.0 4.5 6.0	R _L = 1kΩ	— — —	40 10 9	100 20 17	— — —	125 25 21		150 30 26	ns
t _{PZL} t _{PZH}	Output Enable Time *	2.0 4.5 6.0	R _L = 1kΩ	— — —	52 13 11	100 20 17	— — —	125 25 21	— — —	150 30 26	ns
t _{PZL} t _{PZH}	Output Disable Time	2.0 4.5 6.0	R _L = 1kΩ	— — —	44 21 18	150 30 26	— — —	190 38 33		225 45 38	ns
C _{IN}	Input Capacitance			—	5	10	—	10		10	pF
C _{OUT}	Output Capacitance			—	10	—	—	—		—	pF
C _{PD} (1)	Power Dissipation Capacitance			—	40	—	—	—		—	pF


Note (1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)

Average operating current can be obtained by the following equation I_{CC(opr)} = C_{PD} · V_{CC} · f_{IN} + I_{CC}/8 (per Gate)

* for M54/74HC241 only







** for M54/74HC240 only

TEST CIRCUIT I_{CC} (Opr.)



SWITCHING CHARACTERISTICS TEST CIRCUIT

HC240



HC241/HC244

