

# DRAM

# 64K x 4 DRAM

PAGE MODE

DRAM

## FEATURES

- Industry standard pinout, timing and functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Refresh modes:  $\overline{\text{RAS}}$ -ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- 256-cycle refresh in 4ms
- Optional PAGE MODE access cycle

## OPTIONS

- Timing
  - 100ns access
  - 120ns access
  - 150ns access

## MARKING

- Packages
 

Plastic DIP	None
Ceramic DIP	C
Plastic ZIP	Z
PLCC	EJ


## GENERAL DESCRIPTION

The MT4067 is a randomly accessed solid-state memory containing 262,144 bits organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using  $\overline{\text{RAS}}$  to latch the first 8 bits and  $\overline{\text{CAS}}$  the latter 8 bits. If the  $\overline{\text{WE}}$  pin goes LOW prior to  $\overline{\text{CAS}}$  going LOW, the output pin remains open until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains LOW (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-MODIFY-WRITE cycle. Data-in (D) is latched when  $\overline{\text{WE}}$  strobes LOW.


By holding  $\overline{\text{RAS}}$  LOW,  $\overline{\text{CAS}}$  may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-

## PIN ASSIGNMENT (Top View)


### 18-Pin DIP (A-2, B-2)



### 20-Pin ZIP (C-2)




### 18-Pin PLCC (D-1)



MODIFY-WRITE cycles within the  $\overline{\text{RAS}}$  address defined page boundary. Returning  $\overline{\text{RAS}}$  HIGH terminates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{\text{RAS}}$  (refresh) cycle so that all 256 combinations of  $\overline{\text{RAS}}$  addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

FUNCTIONAL BLOCK DIAGRAM  
PAGE MODE



TRUTH TABLE

Function	R $\overline{\text{AS}}$	C $\overline{\text{AS}}$	WE	OE	Addresses		
					t $\text{'R}$	t $\text{'C}$	
Standby	H	X	X	X	X	X	High Impedance
READ	L	L	H	L	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H $\rightarrow$ L $\rightarrow$ H	L $\rightarrow$ H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H $\rightarrow$ L $\rightarrow$ H	H	L	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H $\rightarrow$ L $\rightarrow$ H	L	H	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H $\rightarrow$ L $\rightarrow$ H	H $\rightarrow$ L $\rightarrow$ H	L $\rightarrow$ H	ROW	COL	Valid Data Out, Valid Data In
R $\overline{\text{AS}}$ -ONLY REFRESH	L	H	X	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L $\rightarrow$ H $\rightarrow$ L	L	X	H	ROW	COL	Valid Data Out
C $\overline{\text{AS}}$ -BEFORE- R $\overline{\text{AS}}$ REFRESH	H $\rightarrow$ L	L	X	H	X	X	High Impedance

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss .....	-1.0V to +7.0V
Operating Temperature, TA(Ambient) .....	0°C to +70°C
Storage Temperature (Ceramic) .....	-65°C to +150°C
Storage Temperature (Plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 2 ,3, 4, 6) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
<b>INPUT LEAKAGE</b> Input leakage current, any input (0V ≤ VIN ≤ Vcc), all other pins not under test = 0V	Ii	-10	10	µA	
<b>OUTPUT LEAKAGE</b> Output leakage current (Q is disabled, 0V ≤ VOUT ≤ Vcc)	Ioz	-10	10	µA	
<b>OUTPUT LEVELS</b> Output High (Logic 1) voltage (Iout = -5mA) Output Low (Logic 0) voltage (Iout = 5mA)	VOH VOL	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-10	-12	-15		
<b>STANDBY CURRENT: TTL input levels</b> (RAS = CAS = VIH after 8 RAS cycles)	Icc1	5	5	5	mA	
<b>OPERATING CURRENT: Random READ/WRITE</b> (RAS and CAS = Cycling; 'RC = 'RC (MIN))	Icc2	55	55	45	mA	2
<b>OPERATING CURRENT: PAGE MODE</b> (RAS = VIL; CAS = Cycling; 'PC = 'PC (MIN))	Icc3	55	55	45	mA	2
<b>REFRESH CURRENT: RAS-ONLY</b> (RAS = Cycling; CAS = VIH; 'RC = 'RC (MIN))	Icc4	40	40	35	mA	2
<b>REFRESH CURRENT: CAS-BEFORE-RAS</b> (RAS and CAS = Cycling; 'RC = 'RC (MIN))	Icc5	55	55	45	mA	2, 22

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	CI1		5	pF	18
Input Capacitance: RAS, CAS, WE, OE	CI2		8	pF	18
Input/Output Capacitance: DQ	CI0		7	pF	18

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5.0V ±10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	250		295		345		ns	
PAGE-MODE cycle time	<sup>t</sup> PC	90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		50		60		75	ns	7, 9
Output Enable	<sup>t</sup> OE		25		30		40	ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	<sup>t</sup> CP	30		30		35		ns	
RAS to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to RAS setup time	<sup>t</sup> CRP	15		20		20		ns	
Row address setup time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	15		15		15		ns	
Column address setup time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	20		20		25		ns	
Column address hold time referenced to RAS	<sup>t</sup> AR	70		80		100		ns	
READ command setup time	<sup>t</sup> RCS	0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	<sup>t</sup> RCH	0		0		0		ns	14
READ command hold time referenced to RAS	<sup>t</sup> RRH	0		0		0		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	30	0	30	0	35	ns	12
Output Disable	<sup>t</sup> OD		30		30		35	ns	
$\overline{\text{WE}}$ command setup time	<sup>t</sup> WCS	0		0		0		ns	16
WRITE command hold time	<sup>t</sup> WCH	35		40		45		ns	
WRITE command hold time referenced to RAS	<sup>t</sup> WCR	85		100		120		ns	
WRITE command pulse width	<sup>t</sup> WP	35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RWL	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	<sup>t</sup> CWL	35		40		45		ns	
Data-in setup time	<sup>t</sup> DS	0		0		0		ns	15
Data-in hold time	<sup>t</sup> DH	35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	<sup>t</sup> DHR	60		65		70		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	<sup>t</sup> CWD	70		90		110		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	<sup>t</sup> RWD	120		150		185		ns	16
Transition time (rise or fall)	<sup>t</sup> T	3	100	3	100	3	100	ns	5, 17
Refresh period (256 cycles)	<sup>t</sup> REF		4		4		4	ms	22
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS-BEFORE-RAS}}$ refresh)	<sup>t</sup> CHR	20		25		30		ns	21
$\overline{\text{CAS}}$ setup time ( $\overline{\text{CAS-BEFORE-RAS}}$ refresh)	<sup>t</sup> CSR	15		20		20		ns	21
RAS to $\overline{\text{CAS}}$ precharge time	<sup>t</sup> RPC	0		0		0		ns	21


## NOTES



1. All voltages referenced to  $V_{SS}$ .
2.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of  $100\mu s$  is required after power-up followed by any eight  $\overline{RAS}$  cycles before proper device operation is assured. The eight  $\overline{RAS}$  cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume  $t_T = 5ns$ .
5.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ C \leq T_A \leq 70^\circ C$ ) is assured.
7. Measured with a load equivalent to 2 TTL gates and  $100pF$ .
8. Assumes that  $t_{RCD} < t_{RCD} (MAX)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
9. Assumes that  $t_{RCD} \geq t_{RCD} (MAX)$ .
10. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
11. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
12.  $t_{OFF} (MAX)$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13. Operation within the  $t_{RCD} (MAX)$  limit ensures that  $t_{RAC} (MAX)$  can be met.  $t_{RCD} (MAX)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (MAX)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
14.  $t_{RCH}$  is referenced to the first rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ .
15. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and to the  $\overline{WE}$  leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS} (MIN)$ , the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If  $t_{RWD} \geq t_{RWD} (MIN)$ ,  $t_{AWD} \geq t_{AWD} (MIN)$  and  $t_{CWD} \geq t_{CWD} (MIN)$ , the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate.  $\overline{OE}$  held HIGH and  $\overline{WE}$  taken LOW after  $\overline{CAS}$  goes LOW results in a LATE-WRITE ( $\overline{OE}$  controlled) cycle. (at access time and until  $\overline{CAS}$  or  $\overline{OE}$  goes back to  $V_{IH}$ )
17. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation  $C = I^{dt}/dv$  with  $dv = 3V$  and  $V_{CC} = 5V$ .
19. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CP}$ . Note 8 applies to determine valid data out.
20. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH before  $\overline{CAS}$  goes HIGH, ( $V_{IH}$ ) Q goes open. If  $\overline{OE}$  is tied permanently LOW, a READ-MODIFY-WRITE operation is not possible.
21. On-chip refresh and address counters are enabled.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE  
 UNDEFINED

**READ-WRITE CYCLE**  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




**PAGE-MODE READ CYCLE**




▨ DON'T CARE  
▩ UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE



PAGE-MODE READ-WRITE CYCLE  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



DON'T CARE  
 UNDEFINED



