

μ PD765A/ μ PD765B Single/Double Density Floppy-Disk Controller

Description

The μ PD765A/B is an LSI floppy disk controller (FDC) chip which contains the circuitry and control functions for interfacing a processor to 4 floppy disk drives. It is capable of either IBM 3740 single density format (FM), or IBM System 34 double density format (MFM) including double-sided recording. The μ PD765A/B provides control signals which simplify the design of an external phase-locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy disk interface.

Hand-shaking signals are provided in the μ PD765A/B which make DMA operation easy to incorporate with the aid of an external DMA controller chip, such as the μ PD8257. The FDC will operate in either the DMA or non-DMA mode. In the non-DMA mode the FDC generates interrupts to the processor every time a data byte is to be transferred. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the FDC and DMA controllers.

There are 16 commands which the μ PD765A/ μ PD765B will execute. Most of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available.

Read Data Read ID Read Deleted Data Write Data

write Data

Specify Read Diagnostic Write ID (Format Write)
Write Deleted Data

Scan Equal Scan High or Equal Seek Recalibrate

Scan Low or Equal Version

Sense Interrupt Status Sense Drive Status.

Ordering Information

Device Number	Package Type	Max Freq. of Operation
μPD765AC2	40-pin plastic DIP	8 MHz
μPD765B	40-pin plastic DIP	8 MHz

Features

Address mark detection circuitry is internal to the FDC which simplifies the phase-locked loop and read electronics. The track stepping rate, head load time, and head unload time are user-programmable. The μ PD765A/ μ PD765B offers additional features such as multi-track and multi-side read and write commands and single and double density capabilities.

- ☐ FM. MFM Control
- ☐ Variable recording length: 128, 256, . . . 8192 bytes/ sector
- ☐ IBM-compatible format (single- and doublesided, single- and double-density)
- ☐ Multi-sector and multi-track transfer capability
- ☐ Drive up to 4 floppy or micro floppydisk drives
- Data scan capability will scan a single sector or an entire cylinder comparing byte-for-byte host memory and disk data
- Data transfers in DMA or non-DMA mode
- Parallel seek operations on up to four drives
- Compatible with μPD8080/85, μPD8086/88, V-series and μPD780 (Z80®) microprocessors
- ☐ Single-phase clock: 8 MHz maximum
- \Box +5 V only

Pin Configuration

^{*} Z80 is a registered trademark of the Zilog Corporation.



Pin Identification

No.	Symbol	Function
1	RESET	Reset input
2	RD	Read control input
3	WR	Write control input
4	CS	Chip select input
5	A ₀	Data or status select input
6-13	DB ₀ -DB ₇	Bidirectional data bus
14	DRQ	DMA request output
15	DACK	DMA acknowledge input
16	TC	Terminal count input
17	INDEX	Index input
18	INT	Interrupt request output
19	CLK	Clock input
20	GND	Ground
21	WCLK	Write clock input
22	WINDOW	Read data window input
23	RDATA	Read data input
24	SYNC	VCO sync output
25	WE	Write enable output
26	MFM	MFM output
27	SIDE	Head select output
28, 29	US ₀ , US ₁	FDD unit select output
30	WDATA	Write data output
31, 32	PS ₀ , PS ₁	Preshift output
33	FLT / TRK0	Fault / track zero input
34	WPRT / 2SIDE	Write protect / two side input
35	READY	Ready input
36	HDLD	Head load output
37	FLTR / STEP	Fault reset / step output
38	LCT/DIR	Low current direction output
39	RW / SEEK	Read / write / seek outpu
40	V _{CC}	DC power (+5V)

Pin Functions

RESET (Reset)

The RESET input places the FDC in the idle state. It resets the output lines to the FDD to 0 (low), except PS0, 1 and WDATA (undefined), INT and DRQ also go low; DB0-7 goes to an input state. It does not affect SRT, HUT, or HLT in the Specify command. If the RDY input is held high during reset, the FDC will generate an interrupt within 1.024 ms. To clear this interrupt, use the Sense Interrupt Status command.

RD (Read Strobe)

The RD input allows the transfer of data from the FDC to the data bus when low and either CS or DACK is asserted.

WR (Write Strobe)

The WR input allows the transfer of data to the FDC from the data bus when low. Disabled when CS is high.

An (Data/Status Select)

The A_0 input selects the data register ($A_0=1$) or status register ($A_0=0$) contents to be accessed through the data bus.

CS (Chip Select)

The FDC is selected when \overline{CS} is low, enabling \overline{RD} and \overline{WR} .

DB₀-DB₇ (Data Bus)

 $\mathsf{DB}_0\text{-}\mathsf{DB}_7$ are a bidirectional 8-bit data bus. Disabled when $\overline{\mathsf{CS}}$ is high.

DRQ (DMA Request)

The FDC asserts the DRQ output high to request a DMA transfer.

DACK (DMA Acknowledge)

When the DACK input is low, a DMA cycle is active and the controller is performing a DMA transfer.

TC (Terminal Count)

When the TC input is high, it indicates the termination of a DMA transfer. It terminates data transfer during Read/ Write/Scan commands in DMA or interrupt mode.

INDEX (Index)

The INDEX input goes high at the beginning of a disk track.

INT (Interrupt)

The INT output is FDC's interrupt request. In Non-DMA mode, the signal is output for each byte. In DMA mode, it is output at the termination of a command operation.

CLK (Clock)

CLK is the input for the FDC's single-phase, TTL-level squarewave clock: 8 MHz or 4 MHz. (Requires a pull-up resistor.)



WCLK (Write Clock)

The WCLK input sets the data write rate to the FDD. It is 500 kHz for FM, 1 MHz for MFM drives, for 8 MHz operation of the FDC; 250 kHz FM or 500 kHz MFM for 4 MHz FDC operation.

This signal must be input for read and write cycles. WCLK's rising edge must be synchronized with CLK's rising edge, except for the µPD765B.

WINDOW (Read Data Window)

The WINDOW input is generated by the phase-locked loop (PLL). It is used to sample data from the FDD and in distinguishing between clock and data bits in the FDC.

RDATA (Read Data)

The RDATA input is the read data from the FDD, containing clock and data bits. To avoid a deadlock situation, input RDATA and WINDOW together.

WDATA (Write Data)

WDATA is the serial clock and data output to the FDD.

WE (Write Enable)

The WE output enables write data into the FDD.

SYNC (VCO Sync)

The SYNC output inhibits the VCO in the PLL when low, enables it when high.

MFM (MFM Mode)

The MFM output shows the VCO's operation mode. It is high for MFM, low for FM.

SIDE (Head Select)

Head 1 is selected when the SIDE output is 1 (high), head 0 is selected when SIDE is 0 (low).

US₀, US₁ (Unit Select 0, 1)

The US₀ and US₁ outputs select up to 4 floppy disk drive units using an external decoder.

PS₀, PS₁ (Preshift 0, 1)

The PS_0 and PS_1 outputs are the write precompensation request signals for MFM mode. They determine early, late, and normal times for WDATA shifting.

PS0	PS1	Shift (MFM WDATA)
0	0	Normal
0	1	Late
1	0	Early
1	1	

READY (Ready)

The READY input indicates that the FDD is ready to receive data.

HDLD (Head Load)

The HDLD output is the command which causes the read/write head in the FDD to contact the diskette.

FLT/TRK0 (Fault/Track 0)

In the read/write mode, the FLT input detects FDD fault conditions. In the seek mode, TRK0 indicates track 0 head position.

WPRT/2SIDE (Write Protect/Two Side)

In the read/write mode, the WPRT input senses write protected status (at the drive or media.) In the seek mode, 2SIDE senses two-sided media.

FLTR/STEP (Fault Reset/Step)

In the read/write mode, the FLTR output resets the fault flip-flop in the FDD. In the seek mode, STEP outputs step pulses to move the head to another cylinder. A fault reset pulse is issued at the beginning or each Read or Write command prior to the HDLD signal.

LCT/DIR (Low Current/Direction)

In the read/write mode, the LCT output indicates that the R/W head is positioned at cylinder 42 or greater. In the seek mode, the DIR output determines the direction the head will move in when it receives a step pulse. If DIR is 0, seeks are performed in the outward direction; DIR is 1, seeks are performed in the inward direction.

RW/SEEK (Read/Write/Seek)

The RW/SEEK output specifies the read/write mode when low, and the seek mode when high.

GND (Ground)


Ground.

V_{CC} (+5 V)

+5 V power supply.



Block Diagram



Absolute Maximum Ratings

 $T_A = 25$ °C

-0.5 to +7 V
-0.5 to +7 V
-0.5 to +7 V
-10°C to +70°C
-65°C to +150°C

Comment: Exposing the device to stresses above those listed in the Absolute Maximum Ratings could cause permanent damage. The device should not be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_A = -10$ °C to +70 °C, $V_{CC} = +5$ V ± 10 %

	Limits Test					
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage low	VIL	-0.5		+0.8	٧	
Input voltage high	V _{IH}	2.0		V _{CC} +0.	5 V	
Output voltage low	V _{OL}	•		0.45	٧	$I_{OL} = 2.0 \text{mA}$
Output voltage high	V _{0H}	2.4		V _{CC}	٧	$I_{OH} = -200 \mu\text{A}$
Input voltage low (CLK + WCLK)	V _{IL} (Φ)	-0.5		0.65	٧	
Input voltage high (CLK + WCLK)	V _{IH} (Φ)	2.4		V _{CC} +0.	5 V	
Supply current (V _{CC})	lcc			150 140	mA mA	μPD765AC2 μPD765B
Input load current high	ILIH			10	μΑ	$V_{1N} = V_{CC}$
Input load current low	LIL			- 10	μА	V _{IN} = 0 V
Output leakage current high	I _{LOH}			10	μΑ	V _{OUT} = V _{CC}
Output leakage current low	loL			-10	μΑ	$V_{OUT} = +0.45$

Capacitance

 $T_{\Delta} = 25 \,^{\circ}\text{C}, f_{C} = 1 \,\text{MHz}, V_{CC} = 0 \,\text{V}$

			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input clock capacitance	C _{IN} (Φ)			20	pF	(Note 1)
Input capacitance	C _{1N}			10	pF	(Note 1)
Output capacitance	C _{OUT}			20	pF	(Note 1)

Note:

(1) All pins except pin under test tied to AC ground.



DIFFERENCES BETWEEN μ PD765A AND μ PD765B

The μ PD765B is a functionally enhanced version of the μ PD765A. Differences are explained below.

Overrun Bit [OR]

In μ PD765A, when executing a read- or write-type command (except READ ID and SCAN types), the result status OR bit is not set if there is an overrun on the final byte of a sector. An improvement in the μ PD765B allows it to set the OR bit in any situation.

DRQ Reset

When an overrun occurs, the μ PD765A needs \overline{DACK} input to reset DRQ. If \overline{DACK} is not available, an external DMA controller continues to operate even after the FDC enters the R-Phase (Result Phase), and stored result status may be transferred accidentally as ordinary data.

On the other hand, the μ PD765B resets DRQ automatically just before the R-Phase entry and independent of the DACK input. See AC Characteristics for DRQ reset timing.

Clock Synchronization

The $\mu PD765B$ does not require synchronization between the CLK and WCLK inputs.

Version Command

The Version command distinguishes the μ PD765B from other devices. The ST0 response to the Version command is:

Part No.	ST0 Value
µPD765A	80H
μPD765B	90H



AC Characteristics

 $T_A = -10 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = +5 \text{ V } \pm 10\%$

Parameter	Symbol	Min	Typ (1)	Max	Unit	Conditions
Clock period	ФСҮ	120	125	500	ns	8-MHz CLK
		240	250	500	ns	4-MHz CLK
Clock active (high, low)	φ 0	40			ns	
Clock rise time	ΦR			20	ns	
Clock fall time	ФЕ		,,,,,	20	ns	
A ₀ , CS, DACK setup time to RD↓	t _{AR}	0			ns	
A ₀ , CS, DACK hold time from RD 1	t _{RA}	0			ns	
RD width	t _{RR}	200			ns	
Data access time from RD ↓	t _{RD}			140	ns	C _L = 100 pF
DB to float delay time from RD 1	t _{DF}	10		85	ns	
A ₀ , CS, DACK setup time to WR ↓	t _{AW}	0			ns	
A ₀ , CS, DACK hold time to WR †	twA	0			ns	
WR width	tww	200			ns	
Data setup time to WR 1	t _{DW}	100			ns	
Data hold time from WR 1	t _{WD}	0			ns	
INT delay time from RD 1	t _{Ri}	-		2φ _{CY} + φ ₀ + 135	ns	Non-DMA mode
INT delay time from WR 1	twi			2φ _{CY} + φ ₀ + 135		_
DRQ cycle time	t _{MCY}	13			μS	$\phi_{\text{CY}} = 125$ ns (Note 4
DACK ↓ → DRQ ↓ delay	t _{AM}			140	ns	
DRQ ↑ → DACK ↓ delay	t _{MA}	200			ns	$\phi_{\text{CY}} = 125$ ns (Note 4
DACK width	t _{AA}	2 φ 0 + 1	Y 5		ns	
TC width	t _{TC}	1			ΦCY	′
Reset width	t _{RST}	14			ΦCY	/
DRQ↓ → INT response time	t _{MI}	60		77	Φ C1	μPD765B only
INT → DACK ineffective	t _{IA}			1	ΦC	(

Parameter	Symbol	Min	Typ (1)	Max	Unit	Conditions
WCLK cycle time	t _{CY}		16		Ф СY_	MFM = 0
			8		Φ CY	MFM = 1
WCLK active time (high)	t ₀	80	250	350	ns	Note 4
CLK↑ → WCLK↓ delay	t _{CWL}	0		\$ 0	ns	μPD765AC2 only
WCLK, RDATA and WINDOW rise time	t _R			20	ns	
WCLK, RDATA and WINDOW fall time	t _F			20	ns	
Preshift delay time from WCLK T	t _{CP}	20		100	ns	
WCLK ↑ → WE ↑ delay	tcwe	20		100	ns	
WDATA delay time from WCLK 1	t _{CD}	20		100	ns	
RDATA active time (high)	t _{RDD}	40			ns	
Window cycle time	twcy		2		μS	MFM = 0
			1		μS	MFM = 1
Window hold time from RDATA	t _{RDW}	15			ns	
Window setup time to RDATA	twrd	15			ns	
US _{0, 1} setup time to SEEK †	tus	12			μS	8-MHz CLK Notes 4, 5
SEEK setup time to DIR	t _{SD}	7			μS	
Direction setup time to step 1	t _{DST}	1.0			μS	_
US _{0, 1} hold time from step 1	t _{STU}	5.0			μS	
Step active time (high)	t _{STP}	6	7	8	μS	Notes 4, 5 _
Step cycle time	tsc	33	Note:	2 Note 2	μS	_
Fault reset active time (high)	t _{FR}	8.0		10	μS	
Write data width	twoo	t ₀ - 5	0		ns	
US _{0, 1} hold time after seek	t _{SU}	15			μS	8-MHz CLI Notes 3, 4 5
SEEK hold time from DIR	tos	30			μS	8-MHz CLI Notes 4, 5
DIR hold time after step	tstd	24			μS	
Index pulse width	tidx	4			ΦC	·



AC Characteristics (cont)


Parameter	Symbol	Min	Typ (1)	Max	Unit	Conditions
RD ↓ delay from DRQ	t _{MR}	800			ns	8-MHz CLK Note 4
WR ↓ delay from DRQ	t _{MW}	250			ns	-
WR 1 or RD 1 response time from DRQ 1	tmrw			12	μS	-

Notes:


- (1) Typical values for $T_A = 25\,^{\circ}\text{C}$ and nominal supply voltage.
- (2) Under software control. The range is from 1 ms to 16 ms at 8-MHz clock period, and 2 ms to 32 ms at 4-MHz clock period.
- (3) When one device is executing a SEEK operation, SENSE DRIVE STATUS is executed on another device.
- (4) Double these values for a 4-MHz clock period.
- (5) The drive side rating has a variance of -50 ns from the minimum value.

Timing Waveforms

Processor Read Operation




Processor Write Operation






Timing Waveforms (Cont)


Data Input Waveform for AC Test (Except CLK, WCLK)




Clock (WCLK, CLK) Input Waveform for AC Test



Clock




DMA Operation




FDD Write Operation


Invalid




Seek Operation




Overrun Operation (µPD765B Only)




FLT Reset




FDD Read Operation



Terminal Count




Reset




NEC

Timing Waveforms (Cont)

Write Clock



Index



Internal Registers

The μ PD765A/ μ PD765B contains two registers which may be accessed by the main system processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC, and may be accessed at any time. The 8-bit data register (which actually consists of four registers, ST0-ST3, in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the data register in order to program or obtain the results after a particular command (table 3). Only the status register may be read and used to facilitate the transfer of data between the processor and μ PD765A/ μ PD765B.

The relationship between the status/data registers and the signals \overline{RD} , \overline{WR} , and A_0 is shown in table 1.

Table 1. Status/Data Register Addressing

A ₀	RD	WR	Function
0	0	1	Read main status register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from data register
1	1	0	Write into data register

The bits in the main status register are defined in table 2.

Table 2. Main Status Register

	Pin	
No.	Name	Function
DB ₀	D ₀ B (FDD 0 Busy)	FDD number 0 is in the seek mode. If any of the D _n B bits is set FDC will not accept read or write command.
DB ₁	D ₁ B (FDD 1 Busy)	FDD number 1 is in the seek mode. If any of the D_nB bits is set FDC will not accept read or write command.
DB ₂	D ₂ B (FDD 2 Busy)	FDD number 2 is in the seek mode. If any of the D _n B bits is set FDC will not accept read or write command.
DB ₃	D ₃ B (FDD 3 Busy)	FDD number 3 is in the seek mode. If any of the D _n B bits is set FDC will not accept read or write command.
DB ₄	CB (FDC Busy)	A Read or Write command is in process. FDC will not accept any other command.
DB ₅	EXM (Execution Mode)	This bit is set only during execution phase in non-DMA mode. When DB ₅ goes low, execution phase has ended and result phase has started. It operates only during non-DMA mode of operation.
DB ₆	DIO (Data Input / Output)	Indicates direction of data transfer between FDC and data register. If DIO = 1, then transfer is from data register to the processor. If DIO = 0, then transfer is from the processor to data register.
DB ₇	ROM (Request for Master)	Indicates data register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the status register indicate when data is ready and in which direction data will be transferred on the data bus. See figure 1.

Figure 1. DIO and RQM






Table 3. Status Register Identification

	Pin						
No.	Name	Function					
Status Reg	jister O						
D ₇ , D ₆	IC (Interrupt Code)	$D_7 = 0$ and $D_6 = 0$ Normal termination of command, (NT). Command was completed and properly executed.					
		$D_7 = 0$ and $D_6 = 1$ Abnormal termination of command, (AT). Execution of command was started but was not successfully completed.					
		$D_7 = 1$ and $D_6 = 0$ Invalid command issue, (IC). Command which was issued was never started.					
		D_7 = 1 and D_6 = 1 Abnormal termination because during command execution the ready signal from FDD changed state.					
D ₅	SE (Seek End)	When the FDC completes the Seek command, this flag is set to 1 (high).					
D ₄	EC (Equipment Check)	If a fault signal is received from the FDD, if the track 0 signal fails to occur after step pulses (Recalibrate Command) th this flag is set.					
D ₃	NR (Not Ready)	When the FDD is in the not-ready state and a Read or Write command is issued, this flag is set. If a Read or Write command issued to side 1 of a single-sided drive then this flag is set.					
D ₂	HD (Head Address)	This flag is used to indicate the state of th head at interrupt.					
D ₁	US ₁ (Unit Select 1)	This flag is used to indicate a drive un number at interrupt.					
D ₀	US ₀ (Unit Select 0)	This flag is used to indicate a drive un number at interrupt.					
Status R	egister 1						
07	EN (End of Cylinder)	When the FDC tries to access a sector be yond the final sector of a cylinder, this fla is set.					
D ₆		Not used. This bit is always 0 (low).					
D ₅	DE (Data Error)	When the FDC detects a CRC(1) error in e ther the ID field or the data field, this flag set.					
D ₄	OR (Overrun)	If the FDC is not serviced by the host sy tem during data transfers within a certa time interval, this flag is set.					
D ₃		Not used. This bit is always 0 (low).					

Table 3. Status Register Identification (cont)

	Pin	_
No.	Name	Function
Status Re	gister 1 (cont)	
D ₂	ND (No Data)	During execution of Read Data, Read De- leted Data, Write Data, Write Deleted Data or Scan command, if the FDC cannot find the sector specified in the IDR(2) Register, this flag is set.
		During execution of the Read ID command, if the FDC cannot read the ID field without an error, then this flag is set.
		During execution of the Read Diagnostic command, if the starting sector cannot be found, then this flag is set.
D ₁	NW (Not Writable)	During execution of Write Data, Write De- leted Data or Write ID command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D ₀	MA (Missing Address Mark)	This bit is set if the FDC does not detect the IDAM before 2 index pulses. It is also set if the FDC cannot find the DAM or DDAM after the IDAM is found, MD bit of ST2 is also set at this time.
Status R	egister 2	
D ₇		Not used. This bit is always 0 (low).
D ₆	CM (Control Mark)	During execution of the Read Data or Scan command, if the FDC encounters a sector which contains a deleted data address mark, this flag is set. Also set if DAM is found during Read Deleted Data.
D ₅	DD (Data Error in Data Field)	If the FDC detects a CRC error in the data field then this flag is set.
D ₄	WC (Wrong Cylinder)	This bit is related to the ND bit, and when the contents of C(3) on the medium is different from that stored in the IDR, this flag is set.
D ₃	SH (Scan Equal Hit)	During execution of the Scan command, if the condition of "equal" is satisfied, this flag is set.
D ₂	SN (Scan Not Satisfied)	During execution of the Scan command, if the FDC cannot find a sector on the cylin- der which meets the condition, then this flag is set.
D ₁	BC (Bad Cylinder)	This bit is related to the ND bit, and when the contents of C on the medium is different from that stored in the IDR and the contents of C is FFH, then this flag is set.
D ₀	MD (Missing Address Mark in Data Field)	When data is read from the medium, if the FDC cannot find a data address mark or deleted data address mark, then this flag is set.



Table 3. Status Register Identification (cont)

	Pin						
No.	Name	Function					
Status Re	egister 3						
D ₇	FT (Fault)	This bit is used to indicate the status of the fault signal from the FDD.					
D ₆	WP (Write Protected)	This bit is used to indicate the status of the write protected signal from the FDD.					
D ₅	RY (Ready)	This bit is used to indicate the status of the ready signal from the FDD.					
D ₄	T0 (Track 0)	This bit is used to indicate the status of the track 0 signal from the FDD.					
D ₃	TS (Two-Side)	This bit is used to indicate the status of the two-side signal from the FDD.					
D ₂	HD (Head Address)	This bit is used to indicate the status of the side select signal to the FDD.					
D ₁	US ₁ (Unit Select 1)	This bit is used to indicate the status of the unit select 1 signal to the FDD.					
D ₀	US ₀ (Unit Select 0)	This bit is used to indicate the status of the unit select 0 signal to the FDD.					

Note:

- (1) CRC = Cyclic Redundancy Check
- (2) IDR = Internal Data Register
- (3) Cylinder (C) is described more fully in the Command Symbol Description.

Command Sequence

Command Phase:

The μ PD765A/ μ PD765B is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor, and the result after execution of the command may also be a multibyte transfer back to the processor. Because of this multibyte interchange of information between the μ PD765A/ μ PD765B and the processor, it is convenient to consider each command as consisting of three phases:

Tridoo.	tion from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.
Result Phase:	After completion of the operation, status and other housekeeping information are made available to the processor.

The FDC receives all information re-

quired to perform a particular opera-

Table 4 shows the required preset parameters and results for each command. Most commands require 9 command bytes and return 7 bytes during the result phase. The "W" to the left of each byte indicates a command phase byte to be written, and an "R" indicates a result byte. The definitions of other abbriviations used in table are given in the Command Symbol Description table.

Command Symbol Description

Name	Function
A ₀ (Address Line 0)	A_0 controls selection of main status regist $(A_0 = 0)$ or data register $(A_0 = 1)$.
C (Cylinder Number)	C stands for the current/selected cylind (track) numbers 0 through 76 of the medium.
D (Data)	D stands for the data pattern which is going to twritten into a sector during WRITE ID operation
D ₇ -D ₀ (Data Bus)	8-bit data bus, where ${\sf D}_7$ stands for a mosignificant bit, and ${\sf D}_0$ stands for a leasignificant bit.
DTL (Data Length)	When N is defined as 00, DTL stands for the da length which users are going to read out or wri into the sector.
EOT (End of Track)	EOT stands for the final sector number on a cylin der. During read or write operations, FDC will sto data transfer after a sector number equal to EOT
GPL (Gap Length)	GPL stands for the length of gap 3. During Read Write commands this value determines the number of bytes that VCO sync will stay low after tw CRC bytes. During Format command it determines the size of gap 3.
H (Head Address)	H stands for the logical head number 0 or 1, a specified in ID field.
HD (Head)	HD stands for a the physical head number 0 or and controls the polarity of pin 27. (H = HD in a command words.)
HLT (Head Load Time)	HLT stands for the head load time in the FDD (2 254 ms in 2 ms increments).
HUT (Head Unload Time)	HUT stands for the head unload time after a Rea or Write operation has occurred (16 to 240 ms i 16 ms increments).
MF (FM or MFM Mode)	If MF is low, FM mode is selected, and if it is high MFM mode is selected.
MT (Multitrack)	IF MT is high, a multitrack operation is performed. If MT = 1 after finishing read / write operation on side 0. FDC will automatically state searching for sector 1 on side 1.
N (Number)	N stands for the number of data bytes written in sector.
NCN (New Cylinder Number)	NCN stands for a new cylinder number which igoing to be reached as a result of the seek operation; desired position of head.
ND (Non-DMA Mode)	ND stands for operation in the non-DMA mode.
PCN (Present Cylinder Number)	PCN stands for the cylinder number at th completion of Sense Interrupt Status command position of head at present time.
R (Record)	R stands for the sector number which will be rea or written.
R / W (Read / Write)	R/W stands for either Read (R) or Write (W signal.
SC (Sector)	SC indicates the number of sectors per cylinder.
SK (Skip)	SK stands for skip deleted data address mark.



Command Symbol Description (cont)

Name	Function SRT stands for the stepping rate for the FDD (1 to 16 ms in 1 ms increments). Stepping rate applies to all drives (FH = 1 ms, EH = 2 ms, etc.).					
SRT (Step Rate Time)						
ST0-ST3 (Status 0-3)	ST0–ST3 stands for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by $A_0\!=\!0$). ST0–ST3 may be read only after a command has been executed and contains information relevant to that particular command.					

Command Symbol Description (cont)

Name	Function						
STP	During a scan operation, if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP=2, then alternate sectors are read and compared.						
US ₀ , US ₁ (Unit Select)	US stands for a selected drive number 0 or -3 .						

Table 4. Instruction Set (Notes 1, 2)

				I	nstruct	ion Cod				
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀	Remarks
Read Data										
Command	W	MT	MF	SK	0	0	1	1	0	Command codes
	W	Х	Χ	Χ	Χ	Х	HD	US_1	US_0	(Note 3)
	W				— (C —				Sector ID information prior to command execution. The 4 bytes
	W	-			— I	H ——				are compared against header on floppy disk.
	W									
	W									
	W									
	W									
	W	•			D	TL				
Execution										Data transfer between the FDD and main system
Result	R	4			S	ΤΟ				Status information after command execution
	R	-			s	T1 —				
	R	◄			— S	T2				
	R					C				Sector ID information after command execution
	R	-				н —				
	R	4				R				
	R	-				N				
Read Deleted Data	a									
Command	W	MT	MF	SK	0	1	1	0	0	Command codes
	W	Χ	Χ	Х	Χ	Х	HD	US ₁	US_0	
	W	-				c —				Sector ID information prior to command execution. The 4 byte
	W	-				н —				are compared against header on floppy disk.
	W	-				R				
	W	4				N				
	W	*			E	.OT —			-	
	W									
	W	-			C	TL —				
Execution										Data transfer between the FDD and main system
Result	R	-			s	T0 —				Status information after command execution
	R				§	T1				
	R									
	R	-				c —				Sector ID information after command execution
	R	-				н —				
	R									
	R					N				

Note

- (1) Symbols used in this table are described at the end of this section.
- (2) A₀ should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.



Table 4. Instruction Set (Notes 1, 2) (cont)

					nstruct		de			
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D _O	Remarks
Write Data										
Command	W	MT	MF	0	0	0	1	0	1	Command codes
	W	Χ	Х	X	Χ		HD	US_1	US_0	
	W	*			(· —				Sector ID information prior to command execution. The 4 byte
	W	•			H					are compared against header on floppy disk.
	W				<u>'</u>					
	W	◄			— N	V				
	W W	-			GF)I —-				
	W	-			—— Gr —— D1	ГI				
Execution									-	Data transfer between the main quetom and EDD
					0.7					Data transfer between the main system and FDD
Result	R	-			ST ST					Status information after command execution
	R				SI ST	11				
	R R				— SI	`				Coster ID information after command quantities
	n R	-			— i	, <u> </u>				Sector ID information after command execution
	R	-			F	· 				
	R	-			— ,	i —-				
Write Deleted Da	la									•
Command	W	MT	MF	0	0	1	0	0	1	Command codes
Communa	w	X	X	X		X	НĎ	US ₁	uS ₀	outilitatid codes
	w									Sector ID information prior to command execution. The 4 byte
	W	•			((· —			-	are compared against header on floppy disk.
	W	4			F	2				1
	W				N	١				
	W	-			EC)T —	-			
	W	-			GF	<u>ال</u>				
	W	-			D1	<u> </u>				
Execution										Data transfer between the FDD and main system
Result	R	-			— ST	.0			-	Status information after command execution
	R	*			—— SI	Γ1				
	R	-			ST	2 —			-	
	R	4	-		— (:				Sector ID information after command execution
	R	4	-		—— F	!				
	R R	-			N					
Read Diagnostic										
Command	W	0	MF	SK	0	0	0	1	0	Command codes
Command	w	X	X	X	X	Х				Command codes
	w				x	; <u> </u>				Sector ID information prior to command execution
	W	-			— ⊦	1 —				File to some and should be
	W	-			—— F					
	W	-			N	i —				
	W	-		-	— EC)T —			─	
	W	4			—— GF	JF				
	W	-			DT	ι —				
Execution										Data transfer between the FDD and main system. FDC reads al data fields from index hole to EOT.
Result	R	-			ST	0 —			-	Status information after command execution
	R	◄			— st	1 —				
	R				CT	· o			_	
	R	•			C	;				Sector ID information after command execution
	R	•			—— H	i —				
	R	-			— P					
	R	-			— N					



Table 4. Instruction Set (Notes 1, 2) (cont)

				I	nstruct	ion Cod	•			
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	Remarks
Read ID										
Command	W	0	MF	0	0	1	0	1	0	Command codes
	W	X	X	X	X	Х	HD	US ₁	US ₀	The first section of the collinger is stored in data
Execution										The first correct ID information on the cylinder is stored in data register.
Result	R			_	s	то —				Status information after command execution
	R	-			— s	T1 —				
	R	4			S	12 —				Sector ID information read during execution phase from floppy
	R	•				U	_			disk.
	R	-				н —				uisk.
	R R	-				N —				
Write ID (Format										
Command	W	0	MF	0	0	1	1	0	1	Command codes
Oommano	w	X	X	Х	Χ	Х	HD	US_1	US_0	
	W	-				N				Bytes / sector
	W	-			:	sc —				Sectors / track
	W	-			— (BPL —				Gap 3
	W					D —				Filler byte
Execution										FDC formats an entire track.
Result	R	-			5	ST0 —				Status information after command execution
	R	•			— ;	ST1 —			—→	
	R	-			— 9	ST 2 —			-	No. 10 information has no magning
	R					c —				In this case, the ID information has no meaning
	R					н				
	R					N				
	R					N				
Scan Equal										Command andro
Command	W	MT	MF	SK '	1 X	0 X	0 HD	0 US ₁	1 US ₀	Command codes
	W W	Х	Х				nu			Sector ID information prior to command execution
	W	_				н —				Octor is information prior to comment the same
	W					R				
	W					N				
	w					EΛT				
	w	-				GPI —				
	W			_		STP —				
Execution										Data compared between the FDD and main system
Result	R	-				STO —				Status information after command execution
	R	-				ST1				
	R	•				ST2 —				Control Distriction of the common distriction
	R					c —			-	Sector ID information after command execution
	R					H				
	R	*				K —	-			
	R	4				и —				

Note:

- (1) Symbols used in this table are described at the end of this section.
- (2) A_0 should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.



Table 4. Instruction Set (Notes 1, 2) (cont)

Phase					Instruct	ion Co	je			
	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Remarks
Scan Low or Equal										
Command	W	MT	MF	SK	1	1	0	0	1	Command codes
	W	Χ	Χ	Χ	Х	Χ	HD	US_1	US_0	
	W	-			(c —				Sector ID information prior to command execution
	W	_				H R				
	w	4				v				
	w	-			Ei	•				
	W	-			Gi					
	W	-			S	TP				
Execution					•					Data compared between the FDD and main system
Result	R	-			— \$1	ro —				Status information after command execution
	R	4			S	T1 —				
	R	-			-	T2 —				
	R	4			(-				Sector ID information after command execution
	R R					 				
	R	-				v ——				
Scan High or Equal					· · · · ·	·				
Command	W	MT	MF	SK	1	1	1	0	1	Command codes
	W	X	X	X	X	X	HD	US ₁	US ₀	Sommand codes
	W									Sector ID information prior to command execution
	W	-		-	t					
	W	-				? ——			-	
	W W	-			N				-	
	W	_			0.5	7.1				
	w	4			S1	гР —				
Execution										Data compared between the FDD and main system
Result	R					0 —		_		Status information after command execution
nooun.	R	•	_		S1					Status information after command execution
	R	-				2				
	R									Sector ID information after command execution
	R	-			—					
	R R	4			F					
Danalihanta	- н	-			^					
Recalibrate Command	147							- ;		
Command	W W	0 X	0 X	0 X	0 X) X	1	1 US ₁	1 US ₀	Command codes
Execution		-							000	Head retracted to track 0
Sense Interrupt Statu	s									
Command	W	0	0	0	0	1	0	0	0	Command codes
Result	R	-			ST	0 —				Status information about the FDC at the end of seek operatio
	R	4		_	— PC	N				o and of soon operation
Specify										
Command	W	0	0	0	0	0	0	1	1	Command codes
	W	•	— SF	T		-	— н	JT —		
Sense Drive Status	W				- HLT -				ND	
	18/									
Command	W W	0 X	0	0	0	0	1	0	0	Command codes
D 11		^	X	X	X	X	HD	US ₁	US ₀	
Result	R	-			ST	3 —				Status information about FDD



Table 4. Instruction Set (Notes 1, 2) (cont)

Phase				T I	nstruct	ion Cod	e			
	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D _O	Remarks
Version										
Command	W	Х	Χ	Х	1	0	0	0	0	Command codes
Result	R	ST0 —						90H indicates 765B 80H indicates 765A / A-2		
Seek										
Command	W	0	0	0	0	1	1	1	1	Command code
	W	Χ	Х	Χ	Х	X	HD	US_1	US_0	
	W									
Execution										Head is positioned over proper cylinder on diskette
Invalid										
Command	W	- Invalid Codes							Invalid Command codes (No op — FDC goes into state)	
Result	R	-			s	T0 —	_			ST 0 = 80H


Note:

- (1) Symbols used in this table are described at the end of this section.
- (2) A_0 should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.

System Configuration

Figure 2 shows an example of a system using a $\mu PD765A/B$.

Figure 2. System Configuration





Data Format

Figure 3 shows the data transfer format for the μ PD765A and μ PD765B in FM and MFM modes. Figure 4 shows VCO Sync timing.

Figure 3. Data Format




Figure 4. VCO Sync Timing

